Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
when you say a high or low voltage, you mean close to rail if the op amp is a rail-to-rail amp?
Thanks for your explanation. As for the specification of an op amp, some specs claim they have same short circuit output current under different power supplys, say 5 V, 10 V or 15 V, is this true...
Thanks, Frank. Setting the temperature effects aside, is there an industrial standard for measuring the maximum continuous output current for an amplifier. What i mean is the test condition, say the load condition, and is there any other restriction like the load regulation in LDO? Thanks in...
Anyone heard of maximum continuous output current of an amplifier? I mean, I can understand the definition of peak output current, but what is the definition of maximum continuous output current of an amplifier?
and if possible, please explain how to simulate it in the cadence. Thanks in advance.
Anyone has experience with Miller compensation via mosfet cap for Two stage Class AB high voltage Amplifier, the output voltage needs to be rail-to-rail(high voltage), I tried the methods of series connected pmos and parallel connected pmos, looks that the value of mos cap varies about 100%...
I want to do some nonlinear simulation here. What I'm confusing right now is how to show the higher order derivative(greater than one) of Id over Vgs in spice.
thanks in advance. any insight is highly appreciated!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
