Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by spartanthewarrior

  1. S

    Associattive Array or Queue of packet based protocols

    Hi All, I have to create a (Checker/Scoreboard) in SV for a packet based protocol and need a suggestion Whether, I will use (Associative Array) or Queues for packet based protocols. I have to develop checker for PCI-Express. Also please mention why ?
  2. S

    Advantage of odd parity over even parity

    Hi All, Can anybody tell me what is the advantage of ODD parity over EVEN parity.
  3. S

    Interview Question: Delaying Negative Edge Of Input By Two Cycles

    Hi All, There is a interview question You have a flip flop with clock and signal (A) as an input. At output we have to delay (negedge) of signal (A) by (2) clock cycles. Assume: At input signal (A) is high for (3) clock cycles.
  4. S

    Interview Question: Infinite Always Loop

    Is there any other way of figuring out............
  5. S

    Interview Question: Infinite Always Loop

    Hi All, I had been asked one question in verilog. I have some 100 always blocks and 1 block is getting into INFINITE loop, which causing simulations to not to proceed. How can I figure out which always is causing this problem. Also $display is not the answer I am looking for.
  6. S

    Interview Questions: How to find same contents in a FIFO

    Hi OTIS, Can you please tell me from where did you find this algorithm.
  7. S

    Interview Question: Application and Need Of Virtual Functions

    Hi All, Can any body tell me What is the application of (Virtual Functions) in System Verilog. Why we need (Virtual Functions) at all. Suppose I have two functions with different name and I can achieve my functionality by accessing both the functions from 2 different class by creating...
  8. S

    Interview Questions: How to find same contents in a FIFO

    This is something similar to like Databases we have You have to search for name of 2 person, out of 20000 entries and only these two have same name. Algo is not coming in to my mind.
  9. S

    Interview Questions: How to find same contents in a FIFO

    I have to search for 20000 entries in a FIFO. Is there a shortcut in algorithm. ---------- Post added at 19:43 ---------- Previous post was at 19:41 ---------- Sorry 10000 entries, I have to look for and need to compare each one. Will be cumbersome.
  10. S

    Interview Questions: How to find same contents in a FIFO

    Hi All, I have been asked a question in Interview. I am having a FIFO which can store 10000 entries. All the entries stored are different except two which are same. How can I find out which two entries are same. Next Question: How you will figure out which is the greatest one.
  11. S

    Interview Questions: 20000 Deep FIFO

    Hi All I have a FIFO which is having a depth of 20000. Question: All the entries in this FIFO are different and only two entries are same. I have to figure out. Which two entries are same. Also I have to figure out of these 20000 entries which entry is the biggest one.
  12. S

    Interview question: Divide by 5

    Hi All, There is a question, which was asked by me. Question Is: You a flip-flop to which serial bits are coming as an input. At output you have too look for a combination of bits whether the number is divisibal by 5 or not. The input stream don't have any limitation on number of bits.
  13. S

    Interview Question: Verilog Code To Find Duration Of Clock

    Hi All, Can anybody help me answering a question. Note:- Don't as Jitter, Set-Up, Hold Time Values. I need Verilog logic. How can i find a duration of a given (Clock) using Verilog. There are two cases when 1) Duty Cycle is 50% 2) Duty Cycle is 30% Please help me it's important
  14. S

    Interview Question: Design 3 - Bit Binary Counter From 2 - Bit Binary Counter

    Hi All, Can anybody help me in answering this question. How can i design 3-Bit Binary Counter From 2-Bit Binary Counter.

Part and Inventory Search

Back
Top