Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by song524

  1. S

    simulation- zero delay sim required if result is as expected per design?

    Logic function has nothing to do with DFT Simulation is to verify the function
  2. S

    Post simulation of back-annotated pnr netlist does not work

    have you compared the different sdf files ?
  3. S

    SDF simulations are passing but noSDF is failing (SimVision).

    If the design is all synchronous. It should not happen. There must some delay related design blocks, which does not have a proper simulation delay in RTL.
See more

Part and Inventory Search

Back
Top