Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Logic Implementation
Can i just ask as to why you are not (OR)ing 4 outputs as shown from the sum of min-terms expression but you only have 3 outputs?
Thanks.
Logic Implementation
I need to use a 74LS138 de-multiplexer and a single 74LS10 (triple three-input NAND) to implement the folowing boolean function:
F(a, b, c) = abc’ + ab’ + a’b’c
= abc’ + ab’c + ab’c’ + a’b’c
Sum of min-terms = (1, 4, 5, 6)
I just don't get how exactly to use 3 3-input...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
