Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Captable is important but not required for P&R flow. Generally you can generate the captables using the interconnect information (ICT for cadence and ITF from Synopsys) from the foundry.
The ICT files are downloadable from the foundry. All you need to do is to
download the ICT file and run...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
