Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Large IOPATH delay in SDF file writtenout by DesignCompi
Thanks a lot, pete_lu.
All the uncorrect delays are from CLK to Q. In my timing report of DC, all the delays are correct.
Could you tell me how to get the EMA setting of my SRAM/ROM library? Thanks.
After compile , i write out sdf file with write_sdf in DC, but in sdf file, the CLK to Q IOPATH delay values of SRAM, ROM & some DFF are 600++ , obviously something wrong, but the report of report_timing is correct, what is wrong ? Could anybody give me some advise ?
My DC version: Version...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.