Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by smelly

  1. S

    behavioral simulation of PLL jitter using verilogA

    jitter simulation veriloga can hspice support the normal distribution random number-------$dist_normal(seed,0,1), i can not find that in hspice manual!
  2. S

    How to add non-ideals to charge pump PLL VerilogA model?

    how to add the non-idealities (such as current mismatch, vco phase noise) to verilogA behavior model. who have some examples?
See more

Part and Inventory Search

Back
Top