Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In the timing libraries used in ASIC sta the transition tables are normally extrapolated to 10%~90%. WHY?
The delay calculator has to again multiply the values in transition table by slew_derate_from_library to get the transition_value for the actual characterised portion of the waveform and...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
