Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
capacitor mismatch calibration in pipeline adc
How to build the behavioral model of pipeline ADC by using MATLAB/Simulink?
Is there any reference book or paper?
I think the concept is that : at the frequency that it gain is larger than 0dB, then its phase margin is at least larger than 0degree. (ideal)
In analog design, because of the PVT variation, the phase margin should be larger than 45 degree as long as the gain is larger than 0dB as a more...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
