Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by smalloof

  1. S

    the verilog coding style for Winbond

    the verilog coding style the verilog coding style is for the company Winbond there are many useful things
  2. S

    Advanced technology for SoC design

    sorry, windflower :-( i havn't enough papers about SOC i think you can down papers from IEEE
  3. S

    balancing logic utilization and area efficiency in FPGAs

    balancing logic utilization and area efficiency in FPGAs Available here, found with g00gle: www.ecs.umass.edu/ece/tessier/tessier-fpl00.pdf 1 warning sent . Next time please: - check on elektroda if doc is present or a link to it is present (use search) - check if doc is available on the...
  4. S

    tcad-test - a pdf file to download

    tcad-test tcad-test
  5. S

    State Machine Coding Styles

    state machine styles State Machine Coding Styles for systhesis attachment deleted user had his 1st warning today, let's hope he understands
  6. S

    Advanced technology for SoC design

    something about system on chip
  7. S

    ODA Library for Mentor Graphics Expedition

    Mentor Graphics is pleased to announce our agreement with Optimum Design Associates (ODA) for marketing the 2002 ODA Library for Mentor Graphics Expedition. The 2002 ODA Library is expansive and yet easy to navigate, with a structure that reduces design time. Cell documentation is complete, so...
  8. S

    synthesize 16-bit RISC CPU

    use rar to extrac the file (almost 17 files)
  9. S

    State Machine Coding Styles for Synthesis

    State Machine Coding Styles for Synthesis the article is here

Part and Inventory Search

Back
Top