Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes but the problem is that I don't the inputs of the critical paths.
And it is very difficult to search them in a wide netlist...
So is there any method to locate inputs and outputs without generating schematic?
Yes, I want to simulate some critical paths on differing PVTs.
And I have only .spi files.
I am using a tool which use eldo I think.
How can I proceed to generate the schematic using this spice files?
Actually the goal is to have delay of critical paths versus PVT.
Thank you jbeniston for your reply but I do not want to do an STA.
I have only extracted netlist of interconnect and gates (.spi files).
So based based on that is possible to start simulation or maybe generate a schematic.
Thanks
Hello,
I am stucked on trying to simulate some critical paths based on extracted netlists.
I have interconnect netlists and gates extracted netlists.
Is it enough to start simulation in some PVTs.
And is there any methodologies for that?
Thanks for helping me.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
