Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i need to operate the amplifier to get
gainbandwidth=90MHz
slewrate=80V/ms
CMRR=110dB
Maximum offset voltage: 25mV
Minimum trans-impedance bandwidth: 1 MHz
Maximum input referred noise: 70nV/√Hz
i am designing trans-impedence amplifier,
in analog design can we increase the length ,if so by how...
specifications
Minimum trans-impedance bandwidth: 1 MHz
Bias current: 50pA
Gain Bandwidth: 90MHz
Maximum offset voltage: 25mV
Maximum input referred noise: 70nV/√Hz
CMRR: 110dB
Slew Rate: 80V/ms
can u give some suggestions how to design it or atleast how to proceed,
what kind of opamp topology...
hi friends,
i am designing two stage opamp with bias current 50pA,so to have less current i am increasing lengths of transistor,it is coming to 12m(which is too much),by keeping width 180n.
and my dc gain (45dB) is constant for 100Ghz,i need help ,
give me some ideas to have 50pA current...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
