Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by skymusic

  1. S

    If you need help with ESD... ask me in this post

    ESDSolutions, VDD-VSS clamp is being developed, The clamp is NMOS with RC triggering( RC connect to an inverter driving an NMOS clamp between VDD&VSS), as shown in figure. The process is 0.13um TSMC process. There are two structure NMOS clamp. One is non-silicided NMOS with 1.95um distance from...
  2. S

    Cadence introduces C-to-Silicon Compiler

    c2s cadence C2Silicon compiler can not optimize the size and power. The best chip is developed by best engineer
  3. S

    Can Cadence 5141 be installed on AMD 64bit board?

    No problem. You can use federa.
  4. S

    What is the best software to run Verilog code??

    Re: Verilog I think the NC-verilog is the best.
  5. S

    Analog circuit design tool

    Virtuoso is the best analog design platform. Spectre and Hspice are the best spice simulator. Eldo is also powerful simulation tools. Laker is the best layout tools. Calibre is the best DRC&LVS tools. Assura and Star-RC is the best extract tools.
  6. S

    Tcl and Perl for backend VLSI design

    Re: tcl or perl TCL is more popular. Now, all eda tools support TCL.
  7. S

    generating an SPEF and SBPF file in synosys PrimeTime

    sbpf synopsys You had better to get spef from extract tools. Primetime only do converting not extracting.
  8. S

    difference between SAIF and VCD file

    saif files To analyze the average power comsumption of a period, SAIF can be used. VCD file can be used to analyze dynamic power comsumption.
  9. S

    which tool is easier to learn?

    SOC encounter and Magma blast
  10. S

    Cadence Tools - Which Linux do you advise???

    You will find the answer in https://www.cadence.com/support/computing/index.aspx
  11. S

    difference between SAIF and VCD file

    VCD file (Value change dump file) is a wave-form file. It contains information about value changes on selected variables in a design. It can be generated by verilog simulator. Saif file record the signal switching activity. It is only used to evaluate the power comsumption.
  12. S

    NC verilog switching activity and power

    First dump a vcd file. Then use vdc2saif to convert vcd file to switching activity file. Another method, when you simulating using NC, add a PLI in power compiler. I forget the name PLI. Using the PLI, a system task can be called in NC to generate switching activity file.
  13. S

    fixing violations in backend

    Now, some P&R tools can use clock skew to fix setup time violation. And some times, after cks, new setup time violations maybe occur. So, setup time violation should be re-fixed, after cks. But only few case, fix setup violation after routing.
  14. S

    How to simulation Verilog HDL model using HSPICE?

    In Cadence ADE, you can use hspiceverilog simulator to simulate verilog+schematic. 1 create a cell contain verilog file(using functional view) 2 create schematic view of test_bench cell connecting verilog cell and schematic cell. 3 create config view for test_bench cell 4 Open config view of...
  15. S

    Why some foundries need a sealring?

    Re: sealring question Sealring is needed to protect die.

Part and Inventory Search

Back
Top