Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by sky_hit

  1. S

    PLL Design Steps (25 Points)

    is that it no other information about PLL in VHDL code?
  2. S

    How to implement a pll using fpga?

    pll+fpga I think that you can write a one but you should 1- design its parameters 2-convert each analog block to its digital equivelant (PD=mult,LBF=IIR,VCO=NCO) and so on

Part and Inventory Search

Back
Top