Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by sivamanikandan

  1. S

    usage of sed command

    i found a script in whch sed is used like this sed -e 's#\(.*).log#\mv & \1_bak.log#'|sh actually what operaion this will do?
  2. S

    Risks and challenges in asic synthesis.

    what are the possible risks and challenges in asic synthesis?
  3. S

    what is uniquify in design compiler

    It is said that it creates unique copies for the corresponding instances.Dont we apply constraints only to the specific instances to effect this?
  4. S

    what is uniquify in design compiler

    I witnessed a script in which they are using uniquify before compile option.for what purpose we are using this uniquify?
  5. S

    What is the need for Characterizing a design

    I found a sample dctcl script in which they are 1.Reading the design 2.Setting constraints 3.characterising the deisgn 4.compiling the design 5.Saving the design to design data base My question is what will happen while characterising the design? Is it a mandatory one?
See more

Part and Inventory Search

Back
Top