Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The preliminary informations that I have are that the camera capture system will be on Kintex 7, which has around 11.4 Mb BRAM. The camerahas 2048 x 2048 pixels and 10 bits per pixel. Some of my calculations are:
1. Camera has an output clock 120 MHz.
2. Camera has 16 data lines, every...
Hi,
I'm thinking of a project for an FPGA from Xilinx, where the camera data will be saved to the BRAM. I've got to calculate the buffers and other interfaces.
The camera interface with FIFO and BRAM will be connected to AXI Smartconnect component. In case of a 100 MHz clock, what data rate...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
