Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi,all
I am designing a floating bias class AB buffer, which is reference to Ron Hogervorst. But CL is only 10pF in his paper.Now, I have to keep a large Cl (such as 1uF) , this make the compesation rather critical.
Because large CL, the output pole will be gm/CL, this will be low...
Re: regulator noise
1. The power net width is fixed now.
I am confused that high frequency noise of power will effect the bandgap output. Maybe it is phase margin issue.
2. I does redesigned the bandgap. But I am not sure the new bandgap will work when the power voltage vary.
What kind of...
regulator noise
I have use bandgap output as the reference of the regulator.
When the regulator is sinking larege current, there will be voltage drop at power net. This affect the output of bandgap, then large variation is seen from the regulator output.
How can I make the bandgap output...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
