Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi tariq and malek i will try for this and let u know
---------- Post added at 23:36 ---------- Previous post was at 23:02 ----------
hi tariq i have use ur method but what i want is i have to use this reg in in 2 different module in one module i have to write and in other module i have to...
i am implementing AES-128 bit encryption. how i can give 256 data input(128 for text and 128 for key) through virtex 5 as no of input in virtex 5 is less.
pls help me in this
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.