Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by shu001

  1. S

    65 nm Signals Specification

    I think you mean the delay level for 65n standard cells in normal application, is it? It also depends on PVT as well as gate's loading.
  2. S

    what is hot-topic in digital design now?

    SOC, Low-power, Mutimedia and wireless

Part and Inventory Search

Back
Top