Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi Alex,
Ya.I agree .STI is a big issue in recent techonology.But that is taken care by using the some standard simulation tool that also take care the stress effects in all the direction .For example "Litho electrical analyser".Hope by using this you can get some idea.
Thanks
Shrikant
Hi,
The Tap layer is a pseudo layer(inversion layer).It is used for the tool to understand whether the diffusion is p+ or n+.
I can give one example,
For PMOS devices if you draw nwell ,active and tap then it becomes substrate connection.
For NMOS devices if you draw active and tap it...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
