Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am trying to test a VHDL code for 4x4 array multiplier and passing it through a Verilog testbench.
I am attaching all the code files I have used. I used a separate file to define all the component entities and then a main file for the multiplier.
The testbench is in Verilog code. I...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.