Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I.m dealing with post sim issue and confuse about the description in SDF 3.0 that setup and hold time could be negative and the sum of setup and hold must be greater than 0?
1. negative setup??
2.why the sum of setup and hold must be greater than 0? what happen if not?
I'm a IC designer from China and I have worked at home after Spring Festival via VNC tools.
I returned to Beijing on February 7.
At that time, there were few people in the subway or trains, and most of the stores were close, so you can only buy food and vegetable through APP like meituan and...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
