Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I don't think std_logic type packages has vanished or will vanish in the near future, I still see different designs that uses these packages.
As for slide 17, the std_logic_unsigned type -which is used in the example there- already includes the std_logic_1164 thus no need to include it again.
I...
Re: FSM clock
the FSM is used for a control unit, which is supposed to take decisions upon output of the controlled blocks, so it is supposed to run faster so that it can enable or disable other blocks without clock missing.
Re: Confused!!
yes, u cant write sequential statment directly inside the arch.. without a process, as the anything written inside the arch. is considered as a concurent statment
while all inside a process is a sequential,
if u use two processes they will be concurent with each other but each...
Re: xilinx warnings.
it seems that u r using schematic editor to connect ur blocks,
anyway, try fist to synthesize each block alone and check the warrnings associated with each.
Re: FSM clock
thnks, i tried to work with the same freq. but it givebad result, while when i work with 8 times the frequency it gives a good solution.
i'm using this FSm to control digital block working at same freq.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.