Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All,
i have doubt in Electrical constraint setting in Cadence allegro what is the different between Static phase and Dynamic Phase in constraint Manager ??
How to use that and what is the use of that??
Thanks in Advance
SHIVA BRS
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.