Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
For designing a 3D IC, we need TSV (through silicon vias) to stack different substrate layers. But how do we get to know the size of the TSV's? In the document provided for TSMC 65nm, no information has been provided about the TSV's. What are the size of the TSV to build a 3D IC using TSMC 65nm...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
