Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, anyone know how to measure read and write delay for 6t sram ? here is my hspice code for 6t sram cell, there is an error for the delay. Can anyone help me ?
*CODE-SPICE
.include './HP_16nm.pm'
.GLOBAL VDD
.PARAM VDD=0.7V
.options list post
.temp 25
.PARAM VNOISE=0.141
.PARAM...
Hi,
I would like to ask on how i can implement nbti model on sram circuit. I dont have any idea about it. Currently, i have been doing my research on this topic. Can anyone help me to solve this problem as soon as possible because i really need this answer.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
