Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Actually it is a code for cache reconfiguration according to partition size so i jst read paper i dont know what is its circuit i just imagine that this can work like this , so i think there is no hope now for this thing..
thanks
As you people are saying that this is like of software programming I have been working on vhdl since last one month so may be some faults can be there .
I tried to do some changes in my program . I searched on the net and made it with the help of states.Now it is again synthesizing and...
hi can you please guide me in the following vhdl code . my task is to get the time required for changing the change signal from 0 to 1 and hit signal 0 to 1 . i write my code ..during synthesization i got warning index value(s) doesn't match but still it is synthesized. but the problem is that...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
