Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
usb design by example
USB Design by Example: A Practical Guide to Building I/O Devices (2nd Edition) (Paperback)
by John Hyde (Author)
Paperback: 510 pages
Publisher: Intel Press; 2nd edition (February 2001)
Language: English
ISBN-10: 0970284659
ISBN-13: 978-0970284655
Product...
hi,all
I use the following tcl script.The "map" always do twice
This is timing-consumed. what cause this? Thanks in advance
#tcl script
projec new project.ise
#device set
#add file
# set properties
process run "implement design"
process run "generating congfiguration file"
project close
in consumer electronics , usually use a core based platfrom for the time window.
But when the peripherials increment, the memory access is becoming an bottleneck.
So I want to ask whether there are some methods to improve the memory access effiency ?
test usb transfer speed
hi ,all
Is there any one know how to test USB mass storage class transfer speed on FPGA prototyping? And how the difference between on FPGA and ASIC ?
Thank you!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.