Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, I got some questions.
How to deal with the backgate pin (VBGP & VBGN) settings of devices with 5 terminals while running liberate?
Q1: Is it correct to set the backgate an input pin while using define_cell command?
Q2: How to set different voltage values for backgate?
The details of my...
Hi,
When I compile the design, it comes an error: the target library does not contain an inverter. An inverter is required for mapping. (OPT-101)
The db file is converted from a lib manually and the lib file does contain inverter, buffer, and, or gate.
Here is the partial lib of cell INV...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
