Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am trying to reconstruct the PFC in this paper which was written by J. Biela and J.W. Kolar with G. Deboy from Infineon. (with great respect for these brilliant mind) But after day and night of head scratching and hair pulling, I just can not figure out how to calculate the Choky /...
Hello Y'all
I am new to this board, and also new to SMPS, I am currently designing 3Kw SMPS with 97%+ efficiency with 80% of load range. Therefor interleave PFC (8phase, CCM) and Full Bridge toplogy (with ZVC) is employeed.
But... here's the question:
Why don't see much people metioning about...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
