Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
parallel port settings for jtag to work
Thanks for all the help guys !
Made the programming adapter as per the schematics posted on this forum, downloaded the 650MB ISE Webpack from Xilinx and everything worked like a charm to program the Xilinx devices on board !!
Ashutosh, there are many facrtors to be considered for the EMI issues while designing a board. An EMI shield may not be required at all if the board is designed properly.
1. PCB is 2 layer or 4 layer or more ?
2. What is the frequency of operation for the intentional radiator ?
3. What are the...
tms cpld
Hi Mosi,
Do you have any links where I can get a smaller file size to download ? The ISE Webpack or the Foundation are 900MB downloads !
I only want to program the CPLD - that too only XC9572 device - and not really do the entire design process for the whole family of Xilinx devices...
how to use jtag download to cpld xilinx
Hi
I am going to use the XC9572 device for the first time.
I have the required JED file and I just need to program the XC9572 device using the JTAG port on my board.
I will make the parallel port programming adapter using the 74HC125 IC as per the pdf...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
