Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
verilog error unexpected token in case
Hi naizath
Can you visualize what you are actually trying to do by conditionally instantiating the adders / subtractors in this code.
In general. conditional instantiation in possible in Verilog2001 but as mentioned earlier using the generate construct...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
