Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by shash

  1. S

    ttl to cmos interface

    If it sinks current would the value of the current be large enough for large drop on the pull up resistor thus potential between CMOS gate would be 0(wrt to ground). am i right?
  2. S

    ttl to cmos interface

    then what would happen if the output of ttl gate is low ? (transistor of the ttl gate would sink current the same case would happen as you said the current through the resistor would be minimum and hence output would still remain Vdd)
  3. S

    ttl to cmos interface

    hey guyz i wanted to know in the ttl to cmos interface how does the voltage level rise using a pull up resistor when the output of ttl gate is high
  4. S

    doubt on transistors as amplifier?

    hey guyz,i wanted to know that for a bjt to work as an amplifier the Q point should always be along DC load line preferrably on the centre now the problem is what will happen if the Q point is selected in such a way that it is little bit away from the DC load line :???:
  5. S

    doubts on transistor configuration??

    i also wanted to know that can a BJT work without keeping one terminal common
  6. S

    doubts on transistor configuration??

    so it is not necessary for a transistor to be connected only in CB,CC,CE, configuration
  7. S

    doubts on transistor configuration??

    "In BJT configurations, the term "COMMON" indicates the transistor terminal that is grounded. Often these configurations are also referred to as Grounded Emitter/Base/Collector configuration." sir if that is true then in case of CC the collector isnt connected to ground.In the diagram the...
  8. S

    doubts on transistor configuration??

    sir but how to know from here that emitter is common to input and output is there any reason it can even be CC and what about Q3 and Q4.is Q1 connected in CB config?
  9. S

    doubts on transistor configuration??

    hey guyz,in the diagram there is ttl not gate given.i wanted to know in which configuration(CB,CE,CC) is the transistor Q2 connected and how to determine that.
  10. S

    dobts on SR flip flop???

    i was asking you to please elaborate on your point
  11. S

    dobts on SR flip flop???

    beyondH please can you elaborate a little more
  12. S

    dobts on SR flip flop???

    intially there is no output so it only has one input
  13. S

    dobts on SR flip flop???

    **broken link removed** guyz after seeing this explanation on sr flip flop i have a doubt related to it, how can a two input nand gate give output using only one input at a time?
  14. S

    diode as forward bias???

    when a diode is fully forward biased do the free electrons from the n-type recombine with holes in p-type ??
  15. S

    characteristics of transistor

    i have doubt that when we plot the input characteristics of a transistor (in CB configuration) why do we keep Vcb constant and not Ic and in output characteristic why do we keep Ie constant and not Veb.is it a convetion or is there a reason?

Part and Inventory Search

Back
Top