Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by shark

  1. S

    Quartis II and Verilog: Stealthily skipping code synthesis?

    but i have not meet such an instance,maybe sometimes when it finds a simple way to build FPGA,it just operate in its usual way.
  2. S

    What memory should be used for CPLD and how to implement it?

    CPLD - what memory why not try to use FPGAs which include RAMs and ROMs?
See more

Part and Inventory Search

Back
Top