Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
eye diagram
we have designed cmos receiver circuit.for this circuit we generated eye diagram in Hspice.for this we tahe output as signal and ramp as reference signal ,whether this procedure is correct or not.plz any one will reply to this.
if any one know about eye diagram generation for...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
