Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
As the technology shrinks the interconnect delays dominate over the gate delay. This is main challenge in lower technology node.
Short channel effect comes into picture. Device will reach into the saturation even before pinch off.
The VIA's resistance get increased as the technology shrinks
There is SOC ENCOUNTER user guide which will let you how to use the encounter tool. You may find it at yoour installation directory called doc.
Also there is a command reference guide for the command used in the encounter tool
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
