Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by sgrjuneja

  1. S

    LNA Design - Unable to get Gain from the circuit

    Hi Thank you for your suggestion. Could you please give me a topology on how it needs to be done.
  2. S

    LNA Design - Unable to get Gain from the circuit

    Hello Sir, Frankly speaking I am just trying to build (simulate) LNA and obtain the S parameters and power gains. I have not given a thought to what my actual load will be. If i need to get S21, what needs to be done. Regarding AC simulation - if i connect any high impedance load (lets say...
  3. S

    LNA Design - Unable to get Gain from the circuit

    Hi, Thank you for your reply. Yes, Id is indeed 5.69mA. Sorry for the typo error. You are right, I am using parallel LC tank circuit at the cascade transistor that will offer infinite impedance and i am matching it with output port with 50Ohms resistance. Thank you very much. I request one...
  4. S

    LNA Design - Unable to get Gain from the circuit

    Id = 5.69mA. Sorry for the typo error.
  5. S

    LNA Design - Unable to get Gain from the circuit

    I am designing LNA for GPS application (1.57GHz) using cadence virtuoso (IC616) and Spectre (MMSIM131) tool. Circuit is attached. My topology is inductive source degeneration. I am able to match the input and output of LNA to 50 Ohms input and output port respectively with S11 = -18dB and S22...
  6. S

    getting incorrect S parameters analysis for LNA design in Cadence virtuoso tool

    Hi FvM, please let me know how do i go about setting the bias point. It will be really helpful. Hi Frankrose, i noticed this mistake myself, i tried connecting the C0 left of R1 so that input sees a 10K resistor but no success.
  7. S

    getting incorrect S parameters analysis for LNA design in Cadence virtuoso tool

    getting incorrect s-parameters (S21 & S12) for LNA design I am designing LNA for GPS (1.57Ghz), i am getting reasonable S11 and S22 = -10dB and -14dB respectively but my S21 is always coming as equal to S12 (i.e. S12 = S21 = -3dB). Attached is my circuit and S-parameters analysis. Can...
  8. S

    getting incorrect S parameters analysis for LNA design in Cadence virtuoso tool

    Hi, I am designing LNA for GPS applications (1.57Ghz) using inductive source degeneration topology, circuit is attached. I mathematically calculated the values of Cgs, gm for the gain transistor taking Q = 4 and Rs - 50Ohms. Using this i calculated the value of Lg, Ls & W/L ratio of gain...

Part and Inventory Search

Back
Top