Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by sg0786

  1. S

    Mentor graphics calibre DRC error

    I am new to MG calibre tool. I was trying to do a DRC for simple NAND standard cell. In calibre RVE it throws error check GC.C.1 GC.C.1: GC Coverage less than 0.14 ( GC.C.1 ). I was hoping that i should get a clean run for std cell in a library. what is this GC coverage error? thanks
  2. S

    insertion of buffers to fix max cap and max trans DRV violation

    I tried this command but still getting max cap of -0.1 and max trans of -0.01. Is there any commend (in encounter ) to insert buffer manually at a particular pin ?
  3. S

    insertion of buffers to fix max cap and max trans DRV violation

    Hello I am using cadence encounter and need to fix drv violations of max cap and max tran after placement stage. one way is to insert a buffer. What is the command to do that? thanks in advance
  4. S

    PLL Lef and lib files

    I have synthesized a small design in 180nm technology and during place and route, I will be needing a PLL macro in my circuit. Can anyone let me know from where i can download LEF and LIB files for PLL for experimenting? thanks in advance
See more

Part and Inventory Search

Back
Top