Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Syswip and amraldo,
Your solutions seem quite different. Thanks!
What do you mean by design circuit using ANDs and XORs? You mean to draw the entire multiplier circuit using logic gates?
Hi,
I got an interview question yesterday on multiplying a 10 bit number with a constant. Ex: a[9:0] * 24. The interviewer was expecting a answer without using the straightforward * operator. Can anyone throw me more light on how to do this multiplication without using * operator?
Thanks
Senthil
Hi FVM,
The combinational logic options looks good. Can there really be a sequential logic solution for this, because the o/p is expected for each clock cycle.
Thanks
Senthil
Hi fcfusion,
You have posted a link to a software solution which is good. My question is to find a solution at the gate level (using adders, mux, FlipFlops, etc).
Thanks
Senthil
Hi,
Yesterday I got this design question in an interview. How do you detect the number of 1's in a 8 bit data line? There is a clock running. At each clock, the output should display the number of 1's(the count) in the data line.
The interviewer expected me to design a hardware circuit at...
I believe you can build a comb logic to monitor the input every 1ns and have a counter running. If for 5 consecutive sampling if the input is sensed as HIGH then the output should be driven HIGH for 5ns and reset the counter. Otherwise the output should be driven LOW and reset the counter...
Re: Circuit for Clock Divide by 5 and 50 % duty cycle (urgen
Hi Arvind,
What do you mean by 'Analyses all the waveforms from the flops O/P'? I didn't get that point straight.
Added after 2 minutes:
Hi Koggestone,
In your verilog code shouldn't CLKA be computed as
assign clkA =...
Re: interview question.combinational circuit frequency divis
1) Double clock frequency.
An EXOR gate with one input being the original clock signal. The other input is the clock delayed by cycle_time/4. The delay can be achieved by buffers. The output is now double the clock frequency.
2)...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.