Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have the same question with the poster, as to specific LDMOS technology, f.x isolated LDMOS in HV-CMOS process, when Vs>Vd and Bulk is connected to Source, I wonder if the parasitic BJT (between bulk, drain, psubstrate) may conduct and cause problems.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
