Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, all,
I am studying SC Sigma Delta ADC, and have questions on an integrator part.
The switched capacitor integrator consists of OP-amp, switches and capacitors, and I wonder how the capacitors affect the performance of integrators or Sigma Delta Modulator.
To my knowledge, the transfer...
Thanks for your reply, A.Anand Srinivasan.
Is that capacitor in the integrator?
From "possibility" using an external capacitor you said, does no current sigma delta modulator have a controllability on over sampling rate so far?
Thanks
osr clock
Hi, all,
is clock sampling with over sampling rate externally controllable for sigma delta ADCs?
I am working in a testing and reliability group in mixed-signal area.
I am trying to use the same input signal (ie. sinusoidal signal) to the sigma delta model with different over...
dnl 1bit
Thanks for the reference, renwl.
Like mists said, I have not also seen INL/DNL on datasheets of most commercial sigma delta ADCs.
They seem to care SNR, ENOB mostly.
Let's say INL/DNL are important. Then, as I said INL can be obtained from a plot of digital output code VS input...
inl spec
I saw a post on this board that INL/DNL are not important for the sigma-delta ADC.
Is that true?
Why is that? Is it because INL is obtained from a plot of digital output code as a function of its analog input voltage level while the sigma-delta ADC has 1bit (2 levels) digital output...
Thank you for your reply, Dmitrij.
SNDR is the ratio of signal to noise+distortion.
Could you please explain more about EMD and SSA method in details ?
I really appreciate for your help.
Thank you.
Hi, I am working on sigma delta modulator based ADC.
I have output bitstream from the modulator and would like to measure SNR and SNDR using FFT.
How could I possibly separate the signal and noise from the output of modulator?
Also, is there anyway to separate the noise and distortion from...
Thank you all for your replies.
I have other questions if you do not mind, especially for caosl. :)
Now, I guess the signal that is extracted by using "sinusx.m" is just a sinusoid signal from output bitstream of SDM.
However, the toolbox uses this sinusoid signal to obtain "noise" as...
Thank you for quick replies, brmadhukar,renwl.
I am using sigma-delta modulation for ADC design only for now, but I would may modify it for some other system level designs.
One more question regarding SNR and SINAD and/or SNDR.
What is the main difference between SINAD and SNDR?
As a start...
Hi,
I downloaded the toolbox file, "SDT" from mathworks.com
and am studying for that.
There is one thing that I could not understand, which is "sinusx" function file.
How is this extraction of signal from noise done?
Why can I not simply take data of input signal in simulink using "To...
arriving at specs for sigma delta adc
Hi, all
I am new to tesing area of sigma-delta modulator based ADC.
To start, I would like to ask any of you what general specificatons or measurements are for sigma-delta ADC.
Up to now, I found them to be SNR, ENOB, THD, SINAD, frequency response...
simulink for sigma delta converters
Hi, all
I am studying for sigma-delta modulation and trying to build a simple second-order sigma-delta modulation in Simulink as a start.
I have gone through a few tutorials and papers, and here is my status.
I put a sine wave as an input and simply add...
please replace the port with multiple hfss
I have found a method to do it.
I have done it using several lumped ports (multiple ports) in Driven Terminal Solution setting.
If it is wrong for multi-layer structure, please let me know.
Thanks again.
hfss patch antenna design
The error was occured because I had a port through several conductors and substrates. I tried a port in between M1 and M2 through only top substrate, and then, it is simulated without the error.
Another question: Well, I might consider the second conductor as my...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.