Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
rtlcompiler delete_unloaded_seqs
Hi! During synthesis using RTL Compiler, combinational loops were found in my design. As what the log file says, the tool disabled them, deleted several hierarchical instances, then added loop breakers. I've simulated the generated netlist and found errors on...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
