Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It's a good idea to do polyphase filtering to lower clock speed but at the expense of more area. You can go to wikipedia to check what is polyphase. but be prepared it is kind of complicated.
There are other well-known ways to fit high speed processing in FPGA. You can google searching it. My...
Re: DFT
Here is a short DFT slide:
www.pld.ttu.ee/~raiub/REASON_tutorial/digital%20test/L3_Pliva.pdf
However, I found reading several books/tutorials are far from enough. To really understand DFT, you have to go through the process, using the commercial EDA tools to insert scan chain...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
