Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi gstekboy,
Thank you for your reply. Don't you think process should be ff ? We have higher rates of transition to peak current in ff corner for dynamic. Would appreciate if you could give me some explanation.
-S
Hi,
I am looking for worst case operating conditions for Static and Dynamic IR analysis. What PVT should be used for worst case? What operating conditions are being used in industry? As far as I understand, process should be ff, voltage high and temperature high since this makes voltage drop...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
