Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
pci express dma latency
I have an interrupt mask register and an interrupt status register. I have several interrupt sources that can each generate an interrupt pulse. When the corresponding interrupt mask bit is set, the interrupt pulses set individual bits in the interrupt status register...
trn_clk
Hi,
Yeah, Xilinx screwed up in their implementation of the interrupt function. You need to know if the the core has been configured to use legacy interrupts (INTA) or MSI interrupts and the only way to know that is from the configuation bits, but they don't give you that one, so you...
I recommend the book "High-Speed Digital Design" by Howard W. Johnson. It's the classic on that. Look around, there are electronic copies of it available.
inta_n
Hi,
For Intel chipset implementations the root complex and the memory controller are in the same chip. The arbitration for the memory bus is outside of the scope of PCIe. The root complex can queue up the requests from the many downstream devices. The memory access latency may vary...
pci express msi legacy interrupt
OK. To initiate a memory read, you transmit a memory read TLP (of size X at address Y) and wait for the completion with data to come back. To initiate a memory write you send a memory write TLP with the data. There are all kinds of wonderful things to watch...
pci express protocol
There are no masters or slaves with PCIe. PCIe is a point to point protocol, where transmits and receives can occur at the same time.
"DMA" occurs when the downstream device transmits read or write cycles to the upstream port, i.e. without initiation from the host CPU...
Go to Xilinx's site and look at their PCI core IP. The fact sheet for that core will tell you the devices that are supported.
Do you need bus master support or just target support?
Also, are you confusing PCI and PCI Express? They are not the same. There is 32-bit PCI at 33MHz, 32-bit PCI...
You are assigning BUSY from two different always blocks.
This is not synthesizeable. Try this:
always @(negedge PC_Data_Sent or negedge STROBE)
begin
if (!STROBE)
BUSY <= 1'b1;
else if (!PC_Data_Sent)
BUSY <= 1'b0;
end
micron ddr model
Um, of course it makes a difference. Why don't you start by reading the device's datasheet. It's on the same page as the link to the verilog model you found at www.micron.com.
Synopsys is a company that makes a lot of products, so please refer to the specific tool that you want help with. I believe you are refering to using VCS based on another thead that I tried to help you with.
use: vcs -F srcfiles
where srcfiles is a file that contains the path to each of the...
Hmm, well you still haven't told me what you are trying to target. Are you trying to generate a Xilinx FPGA image file, or are you trying to target something else?
To simulate "Xilinx" code with VCS, use the following command line:
vcs -Mupdate -F srcfiles
where srcfiles is a file that has...
Re: VERILOG problem
Sounds like easy homework to me. You may want to review your course reading material.
You will want a module that has position[1:0] as the input and wipe as the output. You will also want to have a clock as an input to use as your "time unit"
Position 1: Hopefully you...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
