Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by saviourm

  1. S

    Swamped amplifier explanation

    Many thanks form my heart for the help!!
  2. S

    Swamped amplifier explanation

    please can someone help me!!!!!!!!!!!!!!
  3. S

    Swamped amplifier explanation

    I am just to clear things. Is Ve increased more than Vb?so the voltage across the emitter diode(Vbe) is decrease before the last input voltage(Vb)
  4. S

    Swamped amplifier explanation

    Thanks for your reply, Is Ve increase much more compererd to the increase on Vb ? to satisfy your stated formula "V emitter diode voltage= Vb - Ve"
  5. S

    Swamped amplifier explanation

    Hello guys Please I need some help regarding a swamped amplifier(circuit attached), When I started reading the circuit functional description I have been little bit confused, please see attached circuit. My question, why is there less voltage across the emitter diode during the increase of...
  6. S

    Emitter Bias transistor operating principle

    I appreciate your reply, please can someone give me An operating principle of the circuit attached with real numbers. Thanks
  7. S

    Emitter Bias transistor operating principle

    Dear Friends First, thank you for your support and replies! Currently I am studying the emitter bias config of a transistor please find fig attached. I have three questions in mind: 1 ,Why VCC doesn't effect the collector current and voltage drop across RE ? 2 Is this circuit is it like two...
  8. S

    The purpose of DC load line

    Hello Just a reminder, kindly answer my question. Thanks SM
  9. S

    The purpose of DC load line

    Dear Jayanth thanks for your reply My quoted statement is it correct or not? Thanks Saviourm
  10. S

    The purpose of DC load line

    Dear ALL I am studying DC load line of a transistor with a collector resistor of 3K and supply of 15V. The author of the book calculated the collector current about 5mA. Then he drew a straight line between 5mA on the y-axis and 15V on the x-axis( collector curves Ic vs Vce).The author says...
  11. S

    Offset remover circuit.

    Dear Kerim Many thanks for your help! SaviourM
  12. S

    Offset remover circuit.

    The input signal Voltage will drop about 0.15V seen on Vout for D1 to become full conductive in other words am I correct? Thanks
  13. S

    Offset remover circuit.

    Just to clarify The last statement Is it right? Last question. The majority of the signal(Vin) passes through the Diode D1 (via nodeC) and not through R3 due to its high resistance(100KOhms) .Am I right? Thanks you a lot SaviourM
  14. S

    Offset remover circuit.

    Thanks for your help is much appreciated! If I am right you assumed that the voltage drop across D1 is about 0.55V and found the currents accordingly to it. I have two questions, 1. You cant calculate the voltage across D1 you have to assume it, Am I right? 2.If a signal is applied in Vin ...

Part and Inventory Search

Back
Top