Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by satish_mahankali

  1. S

    how WiMAX changes its modulation technique

    modulation scheme for wimax As far as I know the wimax std species mandatory modulation techniques as Qpsk(1/2,3/4) 16 QAM ,64qQAM .. BS station species the modulation we are using which is the same for the whole frame. suppose if u have a frame with 30 symbol duration the modulation scheme...
  2. S

    after synthesise about vhdl codings

    usually gate level net list..if u r using ISE then .ngc format....
  3. S

    any instruction for delay

    u can use after ,wait to generate delays...but these are not synthesizable ...
  4. S

    How to generate a pattern for generating divide by 5 clk ?

    Re: divide by 5 clock U can achive div 5 with 50 % duty cycle. Instead of looking designing dirctly in HDL pls do try to analyse the design means draw a clk sequence then take the o/p what u want from that start analysing the ckt them\n u can...

Part and Inventory Search

Back
Top