Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by sathi.repala

  1. sathi.repala

    what will happen at synthesis stage

    Actually we will perform Design Exploration early in your synthesis flow, at this stage we will check for timing violations by applying some constraints, You can reasonably expect advanced compile strategies to fix violations that are 10-15% over timing, if all the timing goals are meet then you...
  2. sathi.repala

    tesing-verification-and-validation

    Verification:-Is a process where you verify the functionality of your design ( RTL, to be more precise) before synthesis and also after synthesis (Gate level Design Synthesis), using Hardware Verification Languages. On the other hand, Validation:-Is just validating your chip with some typical...
  3. sathi.repala

    "verification is never complete " explain in vlsi design context

    yes,you can't say verification is completed for design and you can say only that i have done verification of some percentage(%)... the percentages based on your verification strategies. like if you done branch coverage you can say how many branches have you exercised successfully, if you done...
  4. sathi.repala

    How venders will define the values of setup & hold?

    Hi oratie, Thank u...... i heard that after fabrication of test chip the setup/hold values are extracted practically. is it true... and one more question that if the circuit passes for different values, which one will be considerable...
  5. sathi.repala

    Guidelines for RTL and Behavioural

    Go through this document, i hope it will help you...
  6. sathi.repala

    how to generate almost full and almost empty signal in async FIFO

    hi, am sorry, then you need to define a variable pointer_difference, compare the both wr_add_ptr and rd_add_ptr and store the difference in pointer_difference so that you can estimate weather FIFO is almost_full or almost_empty. go through this link you may gain more knowledge about FIFO...
  7. sathi.repala

    how to generate almost full and almost empty signal in async FIFO

    hi, In your memory(FIFO) if the read address and write address are equal then the FIFO is empty"wr_add[n:0]==rd_add[n:0]" and where as in Full case, you should ~the MSB of write address and then compare the wr_add and rd_add if both are equal then you can say FIFO is full else FIFO is not...
  8. sathi.repala

    How venders will define the values of setup & hold?

    Hello, can any one explain how venders will define the values of SETUP & HOLD. i mean on which basis?
  9. sathi.repala

    masters degree in vlsi domain @USA

    i completed my graduation in the stream of electronics and communication engg. i want to do MS in VLSI @USA.which is best university that can i found in the US.after completion of MS is there any chances to get the job in US? can u suggest some suggestions to me:oops::lol:

Part and Inventory Search

Back
Top