Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i dont know if this is the correct place to post,
im considering to pursue higher degree (master degree, or may be Phd) in elctronics,or microelectronics.
if any of you guys have any recommended university to attend to, please give me suggestion. currently im interested to go to TUM munich, or...
Flash memory design
for flash memory designer,
it would be great if you could share you exp in designing flash memory circuitry(decoder,driver,etc)
and also what process are you using (standard CMOS or HVCMOS?)
Flash memory design
hi
is it a must to use triple well process to pass negative voltage? can we just use pmos device to pass negative voltage?
i know that pmos device is not good at passing negative voltage, but what is the consequence of using it? for example if i use 0.18 um process and try...
i need help with flash memory design
currently, im stuck on how to distribute the hi-voltage and negative voltage generated from charge pumps to the wordlines and not making the transistors breakdown.
anyone have any ideas how to do this?
thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
