Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hello, i am interested in i2c-wishbone interface project. can u plz tell me
how to
1. Block diagram of i2c master and Design code (verilog)?
2. Block Diagram of Wishbone slave and design code(verilog)?
3. hoe to interface and design code(verilog)?
and mail me if u have report of any part...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
